Parity Based Fault Detection Techniques for S-box/ Inv S-box Advanced Encryption System

نویسنده

  • Nabihah Ahmad
چکیده

Concurrent fault detection plays a vital role in hardware implementation in order to prevent losing the original message This paper explores the new low-cost fault detection scheme for the S-box/ InvS-box of AES using a parity prediction technique. The predicted block was divided into seven blocks, to compare between the actual parity output and the predicted parity output results in the error indication flag for the corresponding block. The predicted blocks were developed with formulations compatible with the new S-box/ InvS-box simulated using 130nm CMOS technology, in Mentor Graphic environment. This proposed fault detection has achieved the total error coverage of about 99%. The total area implementation for the fault detection predicted parity block of the S-box/ InvS-box required 49 XORs, six XNORs, nine ANDs, one inverter, two ORs and one NAND gate. The proposed fault detection has the low hardware complexities which lead to a low cost and low power design.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Implementation of Combinational Logic S-Box and Its Fault Detection for Advanced Encryption Standard Algorithm

Fault attacks are going on increasing with high data transfers so powerful and efficient cryptanalysis techniques are required to reduce the fault attacks. Such a technique is Advanced Encryption Standard (AES) algorithm. These attacks are based on injecting faults into the structure of the AES to obtain the confidential information. To protect the AES implementation against these attacks, a nu...

متن کامل

Design of Least Complex S - Box and its Fault Detection for Robust AES Algorithm

Advanced Encryption Standard (AES) is the symmetric key standard for encryption and decryption. In this work, a 128-bit AES encryption and decryption using Rijndael Algorithm is designed and synthesized using verilog code. The fault detection scheme for their hardware implementation plays an important role in making the AES robust to the internal and malicious faults. In the proposed AES, a com...

متن کامل

A Lightweight Concurrent Fault Detection Scheme for the AES S-Boxes Using Normal Basis

The use of an appropriate fault detection scheme for hardware implementation of the Advanced Encryption Standard (AES) makes the standard robust to the internal defects and fault attacks. To minimize the overhead cost of the fault detection AES structure, we present a lightweight concurrent fault detection scheme for the composite field realization of the S-box using normal basis. The structure...

متن کامل

Fpga Implementations of Advanced Encryption Standard: a Survey

Advanced Encryption Standard (AES) is the most secure symmetric encryption technique that has gained worldwide acceptance. The AES based on the Rijndael Algorithm is an efficient cryptographic technique that includes generation of ciphers for encryption and inverse ciphers for decryption. Higher security and speed of encryption/decryption is ensured by operations like SubBytes (S-box)/Inv. SubB...

متن کامل

Efficient Fault Detection Model Design “Hamming SEC-DAED-TAED- TETRA AED” Based AES Encryption and Decryption

The high level of security and the fast hardware and software implementation of the Advanced Standard Encryption (AES) have made it in the first choice for many critical applications. Advanced Encryption Standard (AES) is the self-determining hardware architecture for producing crypto mechanism. In a secure transmission system, Content Addressable Memory (CAM) based transmissions always provide...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015